| 1-T 80C51 Central Processing Unit |
| MG82F6D64 with 64K Bytes flash ROM | - ━ ISP memory zone could be optioned as 0.5KB/1.0KB~7.5KB
- ━ Flexible IAP size by software configured
- ━ Code protection for flash memory access
- ━ Flash write/erase cycle: 20,000
- ━ Flash data retention: 100 years at 25°C
- ━ Default MG82F6D64 Flash space mapping
|
| AP Flash default mapping (61.5KB, 0000h~F5FFh) |
| IAP Flash default mapping (1.0KB, F600h~F9FFh) |
| ISP Flash default mapping (1.5KB, FA00h~FFFFh), ISP Boot code |
| Data RAM | - ━ On-chip 256 bytes scratch-pad RAM
- ━ MG82F6D64 – 3840 bytes expanded RAM (XRAM)
- ━ Support page select on XRAM access
|
| Dual data pointer |
| External Memory Bus interface (EMB) | - ━ Only support No Address mode access (LCD 8080 I/F)
|
| Provide one channel DMA engine | - ━ P2P, M2P, P2M
- ━ Memory target: on-chip XRAM & EMB
- ━ Peripheral target: UART0/1/2/3, SPI, TWI0/I2C0, I2C1, ADC12, EMB & CRC16
- ━ Timer 5 and Timer 6 are used for DMA, but it also can be traded as independent timer when DMA not in use
|
| Interrupt controller | - ━ 24 sources, four-level-priority interrupt capability
- ━ Four external interrupt inputs, nINT0, nINT1, nINT2 and nINT3 with glitch filter
- ━ All external interrupts support High/Low level or Rising/Falling edge trigger
|
| Total 14/ 17(with split mode) timers in MG82F6D64, and total 13/15(with split mode) timers in MG82F6D32 | - ━ RTC Timer and WDT Timer
- ━ Timer 0, Timer 1, Timer 2, Timer 3 and Timer 4
- ━ PCA0, Program Counter Array 0
- ━ S0 BRG, S1 BRG, S2 BRG and S3 BRG
- ━ If Timer 2/3/4 in split mode, MG82F6D64 has total 17 timers.
- ━ Timer 5/6 of DMA module also can be used as timer
|
| 7 16-bit timer/counters, Timer 0, Timer 1, Timer 2, Timer 3, Timer 4 , Timer 5, Timer 6 | - ━ X12 mode and timer clock output function
- ━ Synchronous control of Run-Enable, Stop and Reload on Timer 0~4
- ━ New 5 operating modes in Timer 2/3/4 with 8 clock sources and 8 capture sources
- ━ Timer 2/3/4 can be split to two 8-bit timers
- ━ Clock Count Output (CCO) on T2CKO, T3CKO and T4CKO
- ━ Timer 0~4 support PWM mode
- ━ Timer 2/3/4 support Duty Capture function
|
Leave a Reply